View LIS331DL_1569780.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

preliminary data this is preliminary information on a new product now in deve lopment or undergoing evaluation. details are subject to change without notice. september 2007 rev 1 1/38 38 LIS331DL mems motion sensor 3-axis - 2g/ 8g smart digital output ?nano? accelerometer features 2.16v to 3.6v supply voltage 1.8v compatible ios <1mw power consumption 2g / 8g dynamically selectable full-scale i 2 c/spi digital output interface programmable interrupt generator embedded click and double click recognition embedded free-fall and motion detection embedded high pass filter embedded self test 10000g high shock survivability ecopack? rohs and ?green? compliant (see section 8 ) applications free-fall detection motion activated functions gaming and virtual r eality input devices vibration monitoring and compensation description the LIS331DL is the smallest consumer low- power three axes linear accelerometer with digital output and smart embedded features . it includes a sensing element and an ic interface able to provide the measured acceleration to the external world through i 2 c/spi serial interface. the sensing element, capable of detecting the acceleration, is manufactured using a dedicated process developed by st to produce inertial sensors and actuators in silicon. the ic interface is manufactured using a cmos process that allows to design a dedicated circuit which is trimmed to better match the sensing element characteristics. the LIS331DL has dynamically user selectable full scales of 2g/ 8g and it is capable of measuring accelerations with an output data rate of 100hz or 400hz. a self-test capability allows the user to check the functioning of the sensor in the final application. the device may be configured to generate inertial wake-up/free-fall interrupt signals when a programmable acceleration threshold is crossed at least in one of the three axes. thresholds and timing of interrupt generators are programmable by the end user on the fly. the LIS331DL is available in plastic land grid array package (lga) and it is guaranteed to operate over an extended temperature range from -40c to +85c. lga 16 (3x3x1) figure 1. device summary order code temp range, cpackage packing LIS331DL -40 to +85 lga tray LIS331DLtr -40 to +85 lga tape and reel www.st.com
contents LIS331DL 2/38 contents 1 block diagram & pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 1.1 block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 1.2 pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2 mechanical and electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . 9 2.1 mechanical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.2 electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 2.3 communication interface characteristics . . . . . . . . . . . . . . . . . . . . . . . . . 11 2.3.1 spi interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 2.3.2 i2c interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 2.4 absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 2.5 terminology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 2.5.1 sensitivity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 2.5.2 zero-g level . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 2.5.3 self test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 2.5.4 click and double click recognition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 3 functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 3.1 sensing element . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 3.2 ic interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 3.3 factory calibration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 4 application hints . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.1 soldering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 5 digital interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 5.1 i2c serial interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 5.1.1 i2c operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.2 spi bus interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 5.2.1 spi read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 5.2.2 spi write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 5.2.3 spi read in 3-wires mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
LIS331DL contents 3/38 6 register mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 7 register description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 7.1 who_am_i (0fh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 7.2 ctrl_reg1 (20h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 7.3 ctrl_reg2 (21h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 7.4 ctrl_reg3 [interrupt ctrl register] (22h) . . . . . . . . . . . . . . . . . . . . . . 27 7.5 hp_filter_reset (23h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 7.6 status_reg (27h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 7.7 out_x (29h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 7.8 out_y (2bh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 7.9 out_z (2dh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 7.10 ff_wu_cfg_1 (30h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 7.11 ff_wu_src_1 (31h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 7.12 ff_wu_ths_1 (32h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 7.13 ff_wu_duration_1 (33h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 7.14 ff_wu_cfg_2 (34h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 7.15 ff_wu_src_2 (35h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 7.16 ff_wu_ths_2 (36h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 7.17 ff_wu_duration_2 (37h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 7.18 click_cfg (38h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 7.19 click_src (39h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 7.20 click_thsy_x (3bh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 7.21 click_thsz (3ch) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 7.22 click_timelimit (3dh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 7.23 click_latency (3eh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 7.24 click_window (3fh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 8 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 9 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
list of figures LIS331DL 4/38 list of figures figure 1. device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 figure 2. block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 figure 3. pin connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 figure 4. spi slave timing diagram (2). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 figure 5. i2c slave timing diagram (4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 figure 6. LIS331DL electrical connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 figure 7. read & write protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 figure 8. spi read protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 figure 9. multiple bytes spi read protocol (2 bytes example) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 figure 10. spi write protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 figure 11. multiple bytes spi write protocol (2 bytes example) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 figure 12. spi read protocol in 3-wires mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 13. lga 16: mechanical data & package dimensions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
LIS331DL list of tables 5/38 list of tables table 1. pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 table 2. mechanical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 table 3. electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 table 4. spi slave timing values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 table 5. i2c slave timing values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 table 6. absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 table 7. serial interface pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 table 8. serial interface pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 table 9. register address map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 table 10. who_am_i register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 table 11. ctrl_reg1 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 table 12. ctrl_reg1 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 table 13. ctrl_reg2 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 table 14. ctrl_reg2 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 table 15. high pass filter cut-off frequency configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 table 16. ctrl_reg3 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 table 17. ctrl_reg3 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 table 18. data signal on int1 pad control bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 table 19. status_reg register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 20. status_reg description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 21. out_x register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 22. out_y register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 23. out_z register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 table 24. ff_wu_cfg_1 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 table 25. ff_wu_cfg_1 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 table 26. ff_wu_src_1 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 table 27. ff_wu_src_1 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 table 28. ff_wu_ths_1 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 table 29. ff_wu_ths_1 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 table 30. ff_wu_duration_1 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 table 31. ff_wu_duration_1 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 table 32. ff_wu_cfg_2 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 table 33. ff_wu_cfg_2 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 table 34. ff_wu_src_2 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 table 35. ff_wu_src_2 descrption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 table 36. ff_wu_ths_2 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 table 37. ff_wu_ths_2 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 table 38. ff_wu_duration_2 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 table 39. ff_wu_duration_2 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 table 40. click_cfg register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 table 41. click_cfg description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 table 42. axis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 table 43. click_src register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 table 44. click_src description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 table 45. click_thsy_x register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 table 46. click_thsy_x description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 table 47. click_thsz register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 table 48. click_thsz description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
list of tables LIS331DL 6/38 table 49. click_timelimit register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 table 50. click_latency. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 table 51. click_window register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 table 52. document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
LIS331DL block diagram & pin description 7/38 1 block diagram & pin description 1.1 block diagram figure 2. block diagram 1.2 pin description figure 3. pin connection charge amplifier mux y+ z+ y- z- a x+ x- i 2 c spi cs scl/spc sda/sdo/sdi sdo control logic & interrupt gen. int 1 clock trimming circuits reference self test control logic a/d converter int 2 (top view) direction of the detectable accelerations 1 1 5 9 13 (bottom view) y x z
block diagram & pin description LIS331DL 8/38 table 1. pin description pin# name function 1 vdd_io power supply for i/o pins 2 nc not connected 3 nc not connected 4 scl spc i 2 c serial clock (scl) spi serial port clock (spc) 5 gnd 0v supply 6 sda sdi sdo i 2 c serial data (sda) spi serial data input (sdi) 3-wire interface serial data output (sdo) 7sdo spi serial data output i 2 c less significant bit of the device address 8cs spi enable i 2 c/spi mode selection (1: i 2 c mode; 0: spi enabled) 9 int 2 inertial interrupt 2 10 reserved connect to gnd 11 int 1 inertial interrupt 1 12 gnd 0v supply 13 gnd 0v supply 14 vdd power supply 15 reserved connect to vdd 16 gnd 0v supply
LIS331DL mechanical and electrical specifications 9/38 2 mechanical and electrical specifications 2.1 mechanical characteristics table 2. mechanical characteristics (1) (2) symbol parameter test conditions min. typ. (3) max. unit fs measurement range (4) fs bit set to 0 2.0 2.3 g fs bit set to 1 8.0 9.2 so sensitivity fs bit set to 0 18 mg/digit fs bit set to 1 72 tcso sensitivity change vs temperature fs bit set to 0 0.01 %/c ty o f f typical zero-g level offset accuracy (5),(6) fs bit set to 0 40 mg fs bit set to 1 60 mg tcoff zero-g level change vs temperature max delta from 25c 0.5 mg/c vst self test output change (7),(8),(9) fs bit set to 0 stp bit used x axis -11 lsb fs bit set to 0 stp bit used y axis 11 lsb fs bit set to 0 stp bit used z axis -11 lsb bw system bandwidth (10) odr/2 hz top operating temperature range -40 +85 c wh product weight 20 mgram 1. all the parameters are specified @ v dd= 2.5 v, t = 25c unless otherwise noted 2. the product is factory calibrated at 2.5v. the ope rational power supply range is from 3.0v to 3.6v. 3. typical specificat ions are not guaranteed 4. verified by wafer level test and measur ement of initial offset and sensitivity 5. typical zero-g level offset value after msl3 preconditioning 6. offset can be eliminated by enabl ing the built-in high pass filter 7. if stm bit is used values change in sign for all axes 8. self test output changes with the power supply. self test ?output change? is defined as output[lsb] (self-test bit on ctrl_reg1=1) -output[lsb] (self-test bit on ctrl_reg1=0) . 1lsb=4.6g/256 at 8bit representation, 2.3g full-scale 9. output data reach 99% of final value after 3/od r when enabling self-test mode due to device filtering 10. odr is output data rate. refer to table 3 for specifications
mechanical and electrical specifications LIS331DL 10/38 2.2 electrical characteristics (all the parameters are specified @ vdd=2.5v, t= 25c unless otherwise noted) table 3. electrical characteristics (1) symbol parameter test conditions min. typ. (2) max. unit vdd supply voltage 2.16 2.5 3.6 v vdd_io i/o pins supply voltage (3) 1.71 vdd+0.1 v idd supply current odr=100hz 0.3 0.4 ma iddpdn current consumption in power-down mode 15 a vih digital high level input voltage 0.8*vdd _io v vil digital low level input voltage 0.2*vdd _io v voh high level output voltage 0.9*vdd _io v vol low level output voltage 0.1*vdd _io v odr output data rate dr=0 100 hz dr=1 400 bw system bandwidth (4) odr/2 hz ton turn-on time (5) 3/odr s top operating temperature range -40 +85 c 1. the product is factory calibrated at 2.5v. the ope rational power supply range is from 3.0v to 3.6v. 2. typical specification are not guaranteed 3. it is possible to remove vdd maintaining vdd_io withou t blocking the communication busse s, in this condition the measurement chain is powered off. 4. filter cut-off frequency 5. time to obtain valid data after exiting power-down mode
LIS331DL mechanical and electrical specifications 11/38 2.3 communication interface characteristics 2.3.1 spi interface subject to general operating conditions for vdd and top. table 4. spi slave timing values figure 4. spi slave timing diagram (2) note: 1 values are guaranteed at 10mhz clock frequency for spi with both 4 and 3 wires, based on characterization results, not tested in production 2 measurement points are done at 0.2vdd_io and 0.8vdd_io, for both input and output ports 3 when no communication is on-going, data on cs, spc, sdi and sdo are driven by internal pull-up resistors symbol parameter value note: 1 unit min max tc(spc) spi clock cycle 100 ns fc(spc) spi clock frequency 10 mhz tsu(cs) cs setup time 5 ns th(cs) cs hold time 8 tsu(si) sdi input setup time 5 th(si) sdi input hold time 15 tv(so) sdo valid output time 50 th(so) sdo output hold time 6 tdis(so) sdo output disable time 50 spc cs sdi sdo t su(cs) t v(so) t h(so) t h(si) t su(si) t h(cs) t dis(so) t c(spc) msb in msb out lsb out lsb in (3) (3) (3) (3) (3) (3) (3) (3)
mechanical and electrical specifications LIS331DL 12/38 2.3.2 i 2 c interface subject to general operating conditions for vdd and top. table 5. i 2 c slave timing values figure 5. i 2 c slave timing diagram (4) note: 1 data based on standard i 2 c protocol requirement, not tested in production 2 a device must internally provide an hold time of at least 300ns for the sda signal (referred to v ihmin of the scl signal) to bridge the undefi ned region of the falling edge of scl 3 cb = total capacitance of one bus line, in pf 4 measurement points are done at 0.2vdd_io and 0.8vdd_io, for both port symbol parameter i 2 c standard mode (1) i 2 c fast mode (1) unit min max min max f (scl) scl clock frequency 0 100 0 400 khz t w(scll) scl clock low time 4.7 1.3 s t w(sclh) scl clock high time 4.0 0.6 t su(sda) sda setup time 250 100 ns t h(sda) sda data hold time 0 3.45 ( 2) 00.9 ( 2) s t r(sda) t r(scl) sda and scl rise time 1000 20 + 0.1c b ( 3) 300 ns t f(sda) t f(scl) sda and scl fall time 300 20 + 0.1c b ( 3) 300 t h(st) start condition hold time 4 0.6 s t su(sr) repeated start condition setup time 4.7 0.6 t su(sp) stop condition setup time 4 0.6 t w(sp:sr) bus free time between stop and start condition 4.7 1.3 sda scl t f(sda) t su(sp) t w(scll) t su(sda) t r(sda) t su(sr) t h(st) t w(sclh) t h(sda) t r(scl) t f(scl) t w(sp:sr) start repeated start stop start
LIS331DL mechanical and electrical specifications 13/38 2.4 absolute maximum ratings stresses above those listed as ?absolute ma ximum ratings? may cause permanent damage to the device. this is a stress rating only and functional operation of the device under these conditions is not implied. exposure to maximum rating conditions for extended periods may affect device reliability. note: supply voltage on any pin should never exceed 6.0v table 6. absolute maximum ratings symbol ratings maximum value unit vdd supply voltage -0.3 to 6 v vdd_io i/o pins supply voltage -0.3 to 6 v vin input voltage on any control pin (cs, scl/spc, sda/sdi/sdo) -0.3 to vdd_io +0.3 v a pow acceleration (any axis, powered, vdd=2.5v) 3000g for 0.5 ms 10000g for 0.1 ms a unp acceleration (any axis, unpowered) 3000g for 0.5 ms 10000g for 0.1 ms t op operating temperature range -40 to +85 c t stg storage temperature range -40 to +125 c esd electrostatic discharge protection 0 - 2 (hbm) kv this is a mechanical shock sensitive device, improper handling can cause permanent damages to the part this is an esd sensitive device, improper handling can cause permanent damages to the part
mechanical and electrical specifications LIS331DL 14/38 2.5 terminology 2.5.1 sensitivity sensitivity describes the gain of the sensor and can be determined e.g. by applying 1g acceleration to it. as the sensor can measur e dc accelerations this can be done easily by pointing the axis of interest towards the center of the earth, noting the output value, rotating the sensor by 180 degrees (pointing to the sky) and noting the output value again. by doing so, 1g acceleration is applied to the sensor. subtracting the larger output value from the smaller one and dividing the result by 2 leads to the actual sensitivity of the sensor. this value changes very little over temperature and also time. the sensitivity tolerance describes the range of sensitivities of a large population of sensors. 2.5.2 zero-g level zero-g level offset (tyoff) describes the deviation of an actual output signal from the ideal output signal if no acceleration is present. a sensor in a steady state on a horizontal surface will measure 0g in x axis and 0g in y axis wh ereas the z axis will measure 1g. the output is ideally in the middle of the dynamic range of the sensor (content of out registers 00h, data expressed as 2?s complement number). a deviat ion from ideal value in this case is called zero-g offset. offset is to some extent a result of stress to mems sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. offset changes little over temperature, see ?zero-g level change vs. temperature?. the zero-g level tolerance (tyoff) describes the standard deviation of the range of zero-g levels of a population of sensors. 2.5.3 self test self test allows to check the sensor functionality without moving it. the self test function is off when the self-test bit of ctrl_reg1 (control register 1) is programmed to ?0?. when the self- test bit of ctrl_reg1 is programmed to ?1? an actuation force is applied to the sensor, simulating a definite input acceleration. in this case the sensor outputs will exhibit a change in their dc levels which are related to the sele cted full scale through the device sensitivity. when self test is activated, the device output level is given by the algebric sum of the signals produced by the acceleration acting on the sensor and by the electrostatic test-force. if the output signals change within the amplitude specified inside table 2, then the sensor is working properly and the parameters of the interface chip are within the defined specifications. 2.5.4 click and double click recognition the click and double click recognition functions help to create man-machine interface with little software overload. the device can be configured to output an interrupt signal on dedicated pin when tapped in any direction. if the sensor is exposed to a single input stimulus it generates an interrupt request on inertial interrupt pins (int1 and/or int2). a more advanced feature allows to generate an interrupt request when a ?double click? stimulus is applied. a programmable time between the two events allows a flexible adaption to the application requirements. mouse-button like application like clicks and double clicks can be implemented. this function can be fully programmed by the user in terms of expected amplitude and timing of the stimuli.
LIS331DL functionality 15/38 3 functionality the LIS331DL is a nano, low-power, digital output 3-axis linear accelerometer packaged in a lga package. the complete device includes a sensing element and an ic interface able to take the information from the sensing element and to provide a signal to the external world through an i 2 c/spi serial interface. 3.1 sensing element a proprietary process is used to create a surface micro-machined accelerometer. the technology allows to carry out suspended s ilicon structures which are attached to the substrate in a few points called anchors and are free to move in the direction of the sensed acceleration. to be compatible with the traditional packaging techniques a cap is placed on top of the sensing element to avoid blocking the moving parts during the moulding phase of the plastic encapsulation. when an acceleration is applied to the sensor the proof mass displaces from its nominal position, causing an imbalance in the capacit ive half-bridge. this imbalance is measured using charge integration in response to a voltage pulse applied to the capacitor. at steady state the nominal value of the capacitors are few pf and when an acceleration is applied the maximum variation of the capacitive load is in ff range. 3.2 ic interface the complete measurement chain is composed by a low-noise capacitive amplifier which converts the capacitive unbalancing of the mems sensor into an analog voltage that is finally available to the user by analog-to-digital converters. the acceleration data may be accessed through an i 2 c/spi interface thus making the device particularly suitable for direct interfacing with a microcontroller. the LIS331DL features a data-ready signal (rdy) which indicates when a new set of measured acceleration data is available thus simplifying data synchronization in the digital system that uses the device. the LIS331DL may also be configured to generate an inertial wake-up and free-fall interrupt signal accordingly to a programmed acceleration event along the enabled axes. both free-fall and wake-up can be available simultaneously on two different pins. 3.3 factory calibration the ic interface is factory calibrated for sensitivity (so) and zero-g level (tyoff). the trimming values are stored inside the device in a non volatile memory. any time the device is turned on, the trimming parameters are downloaded into the registers to be used during the normal operation. this allows to use the device without further calibration.
application hints LIS331DL 16/38 4 application hints figure 6. LIS331DL electrical connection the device core is supplied through vdd line while the i/o pads are supplied through vdd_io line. power supply decoupling capacitors (100 nf ceramic, 10 f al) should be placed as near as possible to the pin 14 of the device (common design practice). all the voltage and ground supplies must be present at the same time to have proper behavior of the ic (refer to figure 3 ). it is possible to re move vdd maintaining vdd_io without blocking the communication bus, in this condition the measurement chain is powered off. the functionality of the device and the measured acceleration data is selectable and accessible through the i 2 c/spi interface.when using the i 2 c, cs must be tied high while sdo must be left floating. the functions, the threshold and the timing of the two interrupt pins (int 1 and int 2) can be completely programmed by the user through the i 2 c/spi interface. 4.1 soldering information the lga package is compliant with the ecopack?, rohs and ?green? standard. it is qualified for soldering heat resistance according to jedec j-std-020c. pin #1 indicator is electrically connected to pin 1. leave pin 1 indicator unconnected during soldering. land pattern and soldering recommendations are available at www.st.com . cs 10uf vdd 100nf gnd vdd_io sdo sda/sdi/sdo int_1 int_2 scl/spc digital signal from/to signal controller.signal?s levels are defined by proper selection of vdd_io 1 58 13 top view
LIS331DL digital interfaces 17/38 5 digital interfaces the registers embedded inside the LIS331DL may be accessed through both the i 2 c and spi serial interfaces. the latter may be sw configured to operate either in 3-wire or 4-wire interface mode. the serial interfaces are mapped onto the same pads. to select/exploit the i 2 c interface, cs line must be tied high (i.e connected to vdd_io). 5.1 i 2 c serial interface the LIS331DL i 2 c is a bus slave. the i 2 c is employed to write data into registers whose content can also be read back. the relevant i 2 c terminology is given in the table below. there are two signals associated with the i 2 c bus: the serial clock line (scl) and the serial data line (sda). the latter is a bidirectional line used for sending and receiving the data to/from the interface. both the lines are connected to vdd_io through a pull-up resistor embedded inside the LIS331DL. when the bus is free both the lines are high. the i 2 c interface is compliant wit h fast mode (400 khz) i 2 c standards as well as with the normal mode. table 7. serial interface pin description pin name pin description cs spi enable i 2 c/spi mode selection (1: i 2 c mode; 0: spi enabled) scl/spc i 2 c serial clock (scl) spi serial port clock (spc) sda/sdi/sdo i 2 c serial data (sda) spi serial data input (sdi) 3-wire interface serial data output (sdo) sdo spi serial da ta output (sdo) table 8. serial interface pin description term description transmitter the device which sends data to the bus receiver the device which receives data from the bus master the device which initiates a transfer, generates clock signals and terminates a transfer slave the device addressed by the master
digital interfaces LIS331DL 18/38 5.1.1 i 2 c operation the transaction on the bus is started through a start (st) signal. a start condition is defined as a high to low transition on the data line while the scl line is held high. after this has been transmitted by the master, the bus is considered busy. the next byte of data transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the master is receiving data from the slave or transmitting data to the slave. when an address is sent, each device in the system compares the first seven bits after a start condition with its address. if they match, the device considers itself addressed by the master. the slave address (sad) associated to the LIS331DL is 001110xb. sdo pad can be used to modify less significant bit of the device address. if sdo pad is connected to voltage supply lsb is ?1? (address 0011101b) else if sdo pad is connected to ground lsb value is ?0? (address 0011100b). this solution permits to connect and address two different accelerometer to the same i 2 c lines. data transfer with acknowledge is mandatory. the transmitter must release the sda line during the acknowledge pulse. the receiver must then pull the data line low so that it remains stable low during the high period of the acknowledge clock pulse. a receiver which has been addressed is obliged to generate an acknowledge after each byte of data has been received. the i 2 c embedded inside the LIS331DL behaves like a slave device and the following protocol must be adhered to. after the start condition (st) a slave address is sent, once a slave acknowledge (sak) has bee n returned, a 8-bit sub-addre ss will be transmitted: the 7 lsb represent the actual register address while the msb enables address auto increment. if the msb of the sub field is 1, the sub (regis ter address) will be auto matically incremented to allow multiple data read/write. the slave address is completed with a read/write bit. if the bit was ?1? (read), a repeated start (sr) condition will have to be issued after the two sub-addr ess bytes; if the bit is ?0? (write) the master will transmit to the slave with di rection unchanged. transfer when master is writing one byte to slave transfer when master is writing multiple bytes to slave: transfer when master is receiving (reading) one byte of data from slave: master st sad + w sub data sp slave sak sak sak master st sad + w sub data data sp slave sak sak sak sak master st sad + w sub sr sad + r nmak sp slave sak sak sak data
LIS331DL digital interfaces 19/38 transfer when master is receiving (reading) multiple bytes of data from slave: data are transmitted in byte format (data). each data transfer contains 8 bits. the number of bytes transferred per transfer is unlimited. data is transferred with the most significant bit (msb) first. if a receiver can?t receive another complete byte of data until it has performed some other function, it can hold the clock line, scl low to force the transmitter into a wait state. data transfer only continues when the receiver is ready for another byte and releases the data line. if a slave receiver doesn?t acknowledge the slave address (i.e. it is not able to receive because it is performing some real time function) the data line must be left high by the slave. the master can then abort the transfer. a low to high transition on the sda line while the scl line is high is defined as a stop condition. each data transfer must be terminated by the generation of a stop (sp) condition. in order to read multiple bytes, it is necessary to assert the most significant bit of the sub- address field. in other words, sub(7) must be equal to 1 while sub(6-0) represents the address of first register to be read. in the presented communication format mak is master acknowledge and nmak is no master acknowledge. 5.2 spi bus interface the LIS331DL spi is a bus slave. the spi allows to write and read the registers of the device. the serial interface interacts with the outside world with 4 wires: cs , spc , sdi and sdo . figure 7. read & write protocol cs is the serial port enable and it is controlled by the spi master. it goes low at the start of the transmission and goes back high at the end. spc is the serial port clock and it is controlled by the spi master. it is stopped high when cs is high (no transmission). sdi and master st sad + w sub sr sad + r mak slave sak sak sak data master mak nmak sp slave data data cs spc sdi sdo rw ad5 ad4 ad3 ad2 ad1 ad0 di7di6di5di4di3di2di1di0 do7do6do5do4do3do2do1do0 ms
digital interfaces LIS331DL 20/38 sdo are respectively the serial port data input and output. those lines are driven at the falling edge of spc and should be captured at the rising edge of spc . both the read register and write register commands are completed in 16 clock pulses or in multiple of 8 in case of multiple bytes re ad/write. bit duration is the time between two falling edges of spc . the first bit (bit 0) starts at the first falling edge of spc after the falling edge of cs while the last bit (bit 15, bit 23, ...) starts at the last falling edge of spc just before the rising edge of cs . bit 0 : rw bit. when 0, the data di(7:0) is written into the device. when 1, the data do(7:0) from the device is read. in latter case, the chip will drive sdo at the start of bit 8. bit 1 : ms bit. when 0, the address will remain unch anged in multiple r ead/write commands. when 1, the address will be auto increment ed in multiple r ead/write commands. bit 2-7 : address ad(5:0). this is the address field of the indexed register. bit 8-15 : data di(7:0) (wri te mode). this is the data that will be written into the device (msb first). bit 8-15 : data do(7:0) (read mode). this is the da ta that will be read from the device (msb first). in multiple read/write comman ds further blocks of 8 clock periods will be added. when ms bit is 0 the address used to read/write data remains the same for every block. when ms bit is 1 the address used to read/write data is incremented at every block. the function and the behavior of sdi and sdo remain unchanged. 5.2.1 spi read figure 8. spi read protocol the spi read command is performed with 16 clock pulses. multiple byte read command is performed adding blocks of 8 clock pulses at the previous one. bit 0 : read bit. the value is 1. bit 1 : ms bit. when 0 do not increment address, when 1 increment address in multiple reading. bit 2-7 : address ad(5:0). this is the address field of the indexed register. bit 8-15 : data do(7:0) (read mode). this is the da ta that will be read from the device (msb first). bit 16-... : data do(...-8). further da ta in multiple byte reading. cs spc sdi sdo rw do7 do6 do5 do4 do3 do2 do1 do0 ad5 ad4 ad3 ad2 ad1 ad0 ms
LIS331DL digital interfaces 21/38 figure 9. multiple bytes spi read protocol (2 bytes example) 5.2.2 spi write figure 10. spi write protocol the spi write command is performed with 16 cl ock pulses. multiple by te write command is performed adding blocks of 8 clock pulses at the previous one. bit 0 : write bit. the value is 0. bit 1 : ms bit. when 0 do not increment address, when 1 increment address in multiple writing. bit 2 -7 : address ad(5:0). this is the address field of the indexed register. bit 8-15 : data di(7:0) (wri te mode). this is th e data that will be writ ten inside the device (msb first). bit 16-... : data di(...-8). further data in multiple byte writing. figure 11. multiple bytes spi write protocol (2 bytes example) cs spc sdi sdo rw do7do6do5do4do3do2do1do0 ad5 ad4 ad3 ad2 ad1 ad0 do15 do14 do13 do12 do11 do10 do9 do8 ms cs spc sdi rw di7 di6 di5 di4 di3 di2 di1 di0 ad5 ad4 ad3 ad2 ad1 ad0 ms cs spc sdi rw ad5 ad4 ad3 ad2 ad1 ad0 di7 di6 di5 di4 di3 di2 di1 di0 di15 di14 di13 di12 di11 di10 di9 di8 ms
digital interfaces LIS331DL 22/38 5.2.3 spi read in 3-wires mode 3-wires mode is entered by setting to 1 bit sim (spi serial interface mode selection) in ctrl_reg2. figure 12. spi read protocol in 3-wires mode the spi read command is performed with 16 clock pulses: bit 0 : read bit. the value is 1. bit 1 : ms bit. when 0 do not increment address, when 1 increment address in multiple reading. bit 2-7 : address ad(5:0). this is the address field of the indexed register. bit 8-15 : data do(7:0) (read mode). this is the da ta that will be read from the device (msb first). multiple read command is also available in 3-wires mode. cs spc sdi/o rw do7 do6 do5 do4 do3 do2 do1 do0 ad5 ad4 ad3 ad2 ad1 ad0 ms
LIS331DL register mapping 23/38 6 register mapping the table given below provides a listing of the 8 bit registers embedded in the device and the related address: table 9. register address map name type register address default comment hex binary reserved (do not modify) 00-0e reserved who_am_i r 0f 000 1111 00111011 dummy register reserved (do not modify) 10-1f reserved ctrl_reg1 rw 20 010 0000 00000111 ctrl_reg2 rw 21 010 0001 00000000 ctrl_reg3 rw 22 010 0010 00000000 hp_filter_reset r 23 010 0011 dummy dummy register reserved (do not modify) 24-26 reserved status_reg r 27 010 0111 00000000 -- r 28 010 1000 not used outx r 29 010 1001 output -- r 2a 010 1010 not used outy r 2b 010 1011 output -- r 2c 010 1100 not used outz r 2d 010 1101 output reserved (do not modify) 2e-2f reserved ff_wu_cfg_1 rw 30 011 0000 00000000 ff_wu_src_1(ack1) r 31 011 0001 00000000 ff_wu_ths_1 rw 32 011 0010 00000000 ff_wu_duration_1 rw 33 011 0011 00000000 ff_wu_cfg_2 rw 34 011 0100 00000000 ff_wu_src_2 (ack2) r 35 011 0101 00000000 ff_wu_ths_2 rw 36 011 0110 00000000 ff_wu_duration_2 rw 37 011 0111 00000000 click_cfg rw 38 011 1000 00000000 click_src (ack) r 39 011 1001 00000000 -- 3a not used click_thsy_x rw 3b 011 1011 00000000
register mapping LIS331DL 24/38 registers marked as reserved must not be changed. the writing to those registers may cause permanent damages to the device. the content of the registers that are loaded at boot should not be changed. they contain the factory calibration values. their content is automatically restored when the device is powered-up. click_thsz rw 3c 011 1100 00000000 click_timelimit rw 3d 011 1101 00000000 click_latency rw 3e 011 1110 00000000 click_window rw 3f 011 1111 00000000 table 9. register address map name type register address default comment hex binary
LIS331DL register description 25/38 7 register description the device contains a set of registers which are used to control its behavior and to retrieve acceleration data. the registers address, made of 7 bits, is used to identify them and to write the data through serial interface. 7.1 who_am_i (0fh) device identification register. this register contains the device identifier that for lis302dl is set to 3bh. 7.2 ctrl_reg1 (20h) dr bit allows to select the data rate at which acceleration samples are produced. the default value is 0 which corresponds to a data-r ate of 100hz. by changing the content of dr to ?1? the selected data-rate will be set equal to 400hz. pd bit allows to turn on the turn the device out of power-down mode. the device is in power- down mode when pd= ?0? (default value after boot). the device is in normal mode when pd is set to 1. table 10. who_am_i register 00111011 table 11. ctrl_reg1 register dr pd fs stp stm zen yen xen table 12. ctrl_reg1 description dr data rate selection. default value: 0 (0: 100 hz output data rate; 1: 400 hz output data rate) pd power down control. default value: 0 (0: power down mode; 1: active mode) fs full scale selection. default value: 0 (refer to table 2 for ty pical full scale value) stp, stm self test enable. default value: 0 (0: normal mode; 1: self test p, m enabled) zen z axis enable. default value: 1 (0: z axis disabled; 1: z axis enabled) yen y axis enable. default value: 1 (0: y axis disabled; 1: y axis enabled) xen x axis enable. default value: 1 (0: x axis disabled; 1: x axis enabled)
register description LIS331DL 26/38 stp, stm bits are used to activate the self test function. when the bit is set to one, an output change will occur to the device outputs (re fer to table 2 and 3 for specification) thus allowing to check the functionality of the whole measurement chain. zen bit enables the generation of data ready signal for z-axis meas urement channel when set to 1. the default value is 1. yen bit enables the generation of data ready signal for y-axis measurement channel when set to 1. the default value is 1. xen bit enables the generation of data ready signal for x-axis measurement channel when set to 1. the default value is 1. 7.3 ctrl_reg2 (21h) sim bit selects the spi serial interface mode. when sim is ?0? (default value) the 4-wire interface mode is selected. the data coming from the device are sent to sdo pad. in 3-wire interface mode output data are sent to sda_sdi pad. boot bit is used to refresh the content of internal registers stored in the flash memory block. at the device power up the content of the flash memory block is transferred to the internal registers related to trimming functions to permit a good behavior of the device itself. if for any reason the content of trimming registers was changed it is sufficient to use this bit to restore correct values. when boot bit is set to ?1? the content of internal flash is copied inside corresponding internal registers and it is used to calibrate the device. these values are factory trimmed and they are different for every accelerometer. they permit a good behavior of the device and normally they have not to be changed. at the end of the boot process the boot bit is set again to ?0?. fds bit enables (fds=1) or bypass (fds=0) the high pass filter in the signal chain of the sensor table 13. ctrl_reg2 register sim boot 0 (1) 1. bit to be kept to ?0? for correct device functionality fds hp ff_wu2 hp ff_wu1 hp_coeff2 hp_coeff1 table 14. ctrl_reg2 description sim spi serial interface mode selection. default value: 0 (0: 4-wire interface; 1: 3-wire interface) boot reboot memory content. default value: 0 (0: normal mode; 1: reboot memory content) fds filtered data selection. default value: 0 (0: internal filter bypassed; 1: data from internal filter sent to output register) hp ff_wu2 high pass filter enabled for free-fa ll/wakeup # 2. default value: 0 (0: filter bypassed; 1: filter enabled) hp ff_wu1 high pass filter enabled for free-fall/wake-up #1. default value: 0 (0: filter bypassed; 1: filter enabled) hp coeff2 hp coeff1 high pass filter cut-off frequency configuration. default value: 00 (see table below
LIS331DL register description 27/38 hp_coeff[2:1] . these bits are used to configure high-pass filter cut-off frequency ft. 7.4 ctrl_reg3 [interrupt ctrl register] (22h) 7.5 hp_filter_reset (23h) dummy register. reading at this address zeroes instantaneously the content of the internal high pass-filter. if the high pass filter is enabled all three axes are instantaneously set to 0g. this allows to overcome the settling time of the high pass filter. table 15. high pass filter cut-off frequency configuration hpcoeff2,1 ft (hz) (odr=100 hz) ft (hz) (odr=400 hz) 00 2 8 01 1 4 10 0.5 2 11 0.25 1 table 16. ctrl_reg3 register ihl pp_od i2cfg2 i2cfg1 i2cfg0 i1cfg2 i1cfg1 i1cfg0 table 17. ctrl_reg3 description ihl interrupt active high, low. default value 0. (0: active high; 1: active low) pp_od push-pull/open drain selection on interrupt pad. default value 0. (0: push-pull; 1: open drain) i2cfg2 i2cfg1 i2cfg0 data signal on int2 pad control bits. default value 000. (see table below) i1cfg2 i1cfg1 i1cfg0 data signal on int1 pad control bits. default value 000. (see table below) table 18. data signal on int1 pad control bits i1(2)_cfg2 i1(2)_cfg1 i1 (2)_cfg0 int1(2) pad 0 0 0 gnd 001 ff_wu_1 010 ff_wu_2 0 1 1 ff_wu_1 or ff_wu_2 100 data ready 1 1 1 click interrupt
register description LIS331DL 28/38 7.6 status_reg (27h) 7.7 out_x (29h) x axis output data. 7.8 out_y (2bh) y axis output data. table 19. status_reg register zxyor zor yor xor zyxda zda yda xda table 20. status_reg description zyxor x, y and z axis data overrun. default value: 0 (0: no overrun has occurred; 1: new data has overwritten the pr evious one before it was read) zor z axis data overrun. default value: 0 (0: no overrun has occurred; 1: a new data for the z-axis has overwritten the previous one) yor y axis data overrun. default value: 0 (0: no overrun has occurred; 1: a new data for the y-axis has overwritten the previous one) xor x axis data overrun. default value: 0 (0: no overrun has occurred; 1: a new data for the x-axis has overwritten the previous one) zyxda x, y and z axis new data available. default value: 0 (0: a new set of data is not yet available; 1: a new set of data is available) zda z axis new data available. default value: 0 (0: a new data for the z-axis is not yet available; 1: a new data for the z-axis is available) yda y axis new data available. default value: 0 (0: a new data for the y-axis is not yet available; 1: a new data for the y-axis is available) xda x axis new data available. default value: 0 (0: a new data for the x-axis is not yet available; 1: a new data for the x-axis is available) table 21. out_x register xd7 xd6 xd5 xd4 xd3 xd2 xd1 xd0 table 22. out_y register yd7 yd6 yd5 yd4 yd3 yd2 yd1 yd0
LIS331DL register description 29/38 7.9 out_z (2dh) z axis output data. 7.10 ff_wu_cfg_1 (30h) table 23. out_z register zd7 zd6 zd5 zd4 zd3 zd2 zd1 zd0 table 24. ff_wu_cfg_1 register aoi lir zhie zlie yhie ylie xhie xlie table 25. ff_wu_cfg_1 description aoi and/or combination of interrupt events. default value: 0 (0: or combination of interrupt events; 1: and combination of interrupt events) lir latch interrupt request into ff_wu_src_ 1 reg with the ff_wu_src_1 reg cleared by reading ff_wu_src_1 reg. default value: 0 (0: interrupt request not latched ; 1: interrupt request latched) zhie enable interrupt generation on z high event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) zlie enable interrupt generation on z low event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold) yhie enable interrupt generation on y high event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) ylie enable interrupt generation on y low event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold) xhie enable interrupt generation on x high event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) xlie enable interrupt generation on x low event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold)
register description LIS331DL 30/38 7.11 ff_wu_src_1 (31h) free-fall and wake-up source register. read only register. reading at this address clears ff_wu_src_1 register and the ff, wu 1 interrupt and allows the refreshment of data in the ff_wu_src_1 register if the latched option was chosen. 7.12 ff_wu_ths_1 (32h) most significant bit (dcrm) is used to select the resetting mode of the duration counter. if dcrm=0 counter is reset when the interrupt is no more active else if dcrm=1 duration counter is decremented. table 26. ff_wu_src_1 register -- ia zh zl yh yl xh xl table 27. ff_wu_src_1 description ia interrupt active. default value: 0 (0: no interrupt has been generated; 1: one or more interrupts have been generated) zh z high. default value: 0 (0: no interrupt, 1: zh event has occurred) zl z low. default value: 0 (0: no interrupt; 1: zl event has occurred) yh y high. default value: 0 (0: no interrupt, 1: yh event has occurred) yl y low. default value: 0 (0: no interrupt, 1: yl event has occurred) xh x high. default value: 0 (0: no interrupt, 1: xh event has occurred) xl x low. default value: 0 (0: no interrupt, 1: xl event has occurred) table 28. ff_wu_ths_1 register dcrm ths6 ths5 ths4 ths3 ths2 ths1 ths0 table 29. ff_wu_ths_1 description dcrm resetting mode selection. default value: 0 (0: counter reset; 1: counter decremented) ths6, ths0 free-fall / wake-up threshold: default value: 000 0000
LIS331DL register description 31/38 7.13 ff_wu_duration_1 (33h) duration register for free-fall/wake-up interrupt 1. duration step and maximum value depend on the odr chosen. step 2.5 msec, from 0 to 637.5 msec if odr=400hz, else step 10 msec, from 0 to 2.55 sec when odr=100h z. the counter used to implement duration function is blocked when lir=1 in configuration register and the interrupt event is verified 7.14 ff_wu_cfg_2 (34h) table 30. ff_wu_duration_1 register d7 d6 d5 d4 d3 d2 d1 d0 table 31. ff_wu_duration_1 description d7-d0 duration value. default value: 0000 0000 table 32. ff_wu_cfg_2 register aoi lir zhie zlie yhie ylie xhie xlie table 33. ff_wu_cfg_2 description aoi and/or combination of interrupt events. default value: 0 (0: or combination of interrupt events; 1: and combination of interrupt events) lir latch interrupt request into ff_wu_src_2 reg with the ff_wu_src_2 reg cleared by reading ff_wu_src_2 reg. default value: 0 (0: interrupt request not latched ; 1: interrupt request latched) zhie enable interrupt generation on z high event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) zlie enable interrupt generation on z low event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold) yhie enable interrupt generation on y high event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) ylie enable interrupt generation on y low event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold) xhie enable interrupt generation on x high event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) xlie enable interrupt generation on x low event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold)
register description LIS331DL 32/38 7.15 ff_wu_src_2 (35h) free-fall and wake-up source register. read only register. reading at this address clears ff_wu_src_2 register and the ff_wu_2 interrupt and allows the refreshment of data in the ff_wu_src_2 register if the latched option was chosen. 7.16 ff_wu_ths_2 (36h) most significant bit (dcrm) is used to select the resetting mode of the duration counter. if dcrm=0 counter is reset when the interrupt is no more active else if dcrm=1 duration counter is decremented. table 34. ff_wu_src_2 register -- ia zh zl yh yl xh xl table 35. ff_wu_src_2 descrption ia interrupt active. default value: 0 (0: no interrupt has been generated; 1: one or more interrupt events have been generated) zh z high. default value: 0 (0: no interrupt; 1: zh event has occurred) zl z low. default value: 0 (0: no interrupt; 1: zl event has occurred) yh y high. default value: 0 (0: no interrupt; 1: yh event has occurred) yl y low. default value: 0 (0: no interrupt; 1: yl event has occurred) xh x high. default value: 0 (0: no interrupt; 1: xh event has occurred) xl x low. default value: 0 (0: no interrupt; 1: xl event has occurred) table 36. ff_wu_ths_2 register dcrm ths6 ths5 ths4 ths3 ths2 ths1 ths0 table 37. ff_wu_ths_2 description dcrm resetting mode selection. default value: 0 (0: counter reset; 1: counter decremented) ths6, ths0 free-fall / wake-up threshold. default value: 000 0000
LIS331DL register description 33/38 7.17 ff_wu_duration_2 (37h) duration register for free-fall/wake-up interrupt 2. duration step and maximum value depend on the odr chosen. step 2.5 msec, from 0 to 637.5 msec if odr=400hz, else step 10 msec, from 0 to 2.55 sec when odr=100h z. the counter used to implement duration function is blocked when lir=1 in configuration register and the interrupt event is verified. 7.18 click_cfg (38h) table 38. ff_wu_duration_2 register d7 d6 d5 d4 d3 d2 d1 d0 table 39. ff_wu_duration_2 description d7-d0 duration value. default value: 0000 0000 table 40. click_cfg register - lir double_z single_z double_y single_y double_x single_x table 41. click_cfg description lir latch interrupt request into click_src reg with the click_src reg refreshed by reading click_src reg. default value: 0 (0: interrupt request not latched; 1: interrupt request latched) double_z enable interrupt generation on doub le click event on z axis. default value: 0 (0: disable interrupt request; 1: enable interrupt request) single_z enable interrupt generation on single click event on z axis. default value: 0 (0: disable interrupt request; 1: enable interrupt request) double_y enable interrupt generation on double click event on y axis. default value: 0 (0: disable interrupt request; 1: enable interrupt request) single_y enable interrupt generation on single click event on y axis. default value: 0 (0: disable interrupt request; 1: enable interrupt request) double_x enable interrupt generation on double click event on x axis. default value: 0 (0: disable interrupt request; 1: enable interrupt request) single_x enable interrupt generation on single click event on x axis. default value: 0 (0: disable interrupt request; 1: enable interrupt request) table 42. axis double_z / y / x single_z / y / x click output 000 0 1 single
register description LIS331DL 34/38 7.19 click_src (39h) 7.20 click_thsy_x (3bh) from 0.5g(0001) to 7.5g(1111) with step of 0.5g. 1 0 double 1 1 single or double table 42. axis double_z / y / x single_z / y / x click output table 43. click_src register -- ia double_z single_z double_y single_y double_x single_x table 44. click_src description ia interrupt active. default value: 0 (0: no interrupt has been generated; 1: one or more interrupt events have been generated) double_z double click on z axis event. default value: 0 (0: no interrupt; 1: double z event has occurred) single_z single click on z axis event. default value: 0 (0: no interrupt; 1: single z event has occurred) double_y double click on y axis event. default value: 0 (0: no interrupt; 1: double y event has occurred) single_y single click on y axis event.default value: 0 (0: no interrupt; 1: single y event has occurred) double_x double click on x axis event. default value: 0 (0: no interrupt; 1: double x event has occurred) single_x single click on x axis event. default value: 0 (0: no interrupt; 1: single x event has occurred) table 45. click_thsy_x register thsy3 thsy2 thsy1 thsy0 thsx3 thsx2 thsx1 thsx0 table 46. click_thsy_x description thsy3, thsy0 click threshold on y axis. default value: 0000 thsx3, thsx0 click threshold on x axis. default value: 0000
LIS331DL register description 35/38 7.21 click_thsz (3ch) from 0.5g(0001) to 7.5g(1111) with step of 0.5g. 7.22 click_timelimit (3dh) from 0 to 127.5msec with step of 0.5 msec, 7.23 click_latency (3eh) from 0 to 255 msec with step of 1 msec. 7.24 click_window (3fh) from 0 to 255 msec with step of 1 msec. table 47. click_thsz register -- -- -- -- thsz3 thsz2 thsz1 thsz0 table 48. click_thsz description thsz3, thsz0 click threshold on z axis. default value: 0000 table 49. click_timelimit register dur7 dur6 dur5 dur4 dur3 dur2 dur1 dur0 table 50. click_latency lat7 lat6 lat5 lat4 lat3 lat2 lat1 lat0 table 51. click_window register win7 win6 win5 win4 win3 win2 win1 win0
package information LIS331DL 36/38 8 package information in order to meet environmental requirements, st offers these devices in ecopack? packages. these packages have a lead-free second level interconnect. the category of second level interconnect is marked on the package and on the inner box label, in compliance with jedec standard jesd97. the maximum ratings related to soldering conditions are also marked on the inner box label. ecopack? is an st trademark. ecopack? specifications are available at: www.st.com. figure 13. lga 16: mechanical data & package dimensions dimensions ref. mm inch min. typ. max. min. typ. max. a1 1 0.0 39 a2 0. 8 00.0 3 1 a 3 0.20 0.00 8 d1 2. 8 50 33 .150 0.111 0.117 0.12 3 e1 2. 8 50 33 .150 0.111 0.117 0.12 3 l1 1 0.0 39 l2 2 0.07 8 n1 0.50 0.01 9 n2 1 0.0 39 t1 0. 3 50 0.01 3 t2 0.250 0.001 m0.10 0.00 39 p1 0. 8 75 0.0 3 4 p2 1.275 0.05 k0.05 0.001 9 lga 16 ( 3 x 3 x1.0mm) outline and 7 983 2 3 1e mechanical data
LIS331DL revision history 37/38 9 revision history table 52. document revision history date revision changes 28-sep-2007 1 initial release
LIS331DL 38/38 please read carefully: information in this document is provided solely in connection with st products. stmicroelectronics nv and its subsidiaries (?st ?) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at any time, without notice. all st products are sold pursuant to st?s terms and conditions of sale. purchasers are solely responsible for the choice, selection and use of the st products and services described herein, and st as sumes no liability whatsoever relating to the choice, selection or use of the st products and services described herein. no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. i f any part of this document refers to any third party products or services it shall not be deemed a license grant by st for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such third party products or services or any intellectual property contained therein. unless otherwise set forth in st?s terms and conditions of sale st disclaims any express or implied warranty with respect to the use and/or sale of st products including without limitation implied warranties of merchantability, fitness for a parti cular purpose (and their equivalents under the laws of any jurisdiction), or infringement of any patent, copyright or other intellectual property right. unless expressly approved in writing by an authorized st representative, st products are not recommended, authorized or warranted for use in milita ry, air craft, space, life saving, or life sustaining applications, nor in products or systems where failure or malfunction may result in personal injury, death, or severe property or environmental damage. st products which are not specified as "automotive grade" may only be used in automotive applications at user?s own risk. resale of st products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by st for the st product or service described herein and shall not create or extend in any manner whatsoev er, any liability of st. st and the st logo are trademarks or registered trademarks of st in various countries. information in this document supersedes and replaces all information previously supplied. the st logo is a registered trademark of stmicroelectronics. all other names are the property of their respective owners. ? 2007 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - singapore - spain - sweden - switzerland - united kingdom - united states of america www.st.com

▲Up To Search▲

Price & Availability of LIS331DL

	To Download LIS331DL Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .